ABSTRACT With the upcoming Internet of Things (IoT), low-power devices are becoming mainstream these days. The need for memory elements able to operate at reduced biasing conditions is therefore of utmost importance. In this paper, one of the most promising capacitor-less dynamic RAM cell, the Z 2 -FET (zero subthreshold swings, zero impact ionization field-effect transistor), is analyzed through advanced numerical simulations to study its sub-1V operation capabilities. SiGe compounds and tuned workfunction are selected to further reduce the operating voltage to limit energy consumption. The results demonstrate functional SiGe cells with up to 75% energy reduction with respect to identical Si cells.
I. INTRODUCTION
The irruption of the IoT (Internet of Things) era is driving nano-electronics towards ultra-low power and more efficient circuits [1] . As smart devices and embedded systems become commonplace, the need to moderate the energy consumption grows in importance, being essential in ubiquitous circuits such as memories. The research of innovative storing elements alternatives satisfying high-reliability, low-cost and easy co-integration while minimizing the energy consumption is therefore crucial. One of the potential solutions are the capacitor-less cells, analogous to traditional DRAM cells where the external capacitor is suppressed [2] .
Among the available 1-Transistor capacitor-less (1T-DRAM) candidates, the Z 2 -FET [3] , [4] is the sole one not relying on degrading high-voltage programming mechanisms as impact ionization [5] or band-to-band tunneling [6] , [7] and thus the optimum candidate to implement low power operation memory cells. The first and simpler challenge is to move from the default dual-supply (positive and negative biases [8] , [9] ) to single supply (only positive voltages) configuration. From a designer point of view, this simplification represents an advantage over other capacitor-less DRAM cells
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that require positive and negative biases simultaneously [2] , [5] . The second goal is to reduce the biasing conditions to decrease the power consumption. In order to fulfill both objectives, back-gate bias, body doping tuning, lower bandgap materials as germanium [10] and tuned metal gates can be explored. In this work, the gate workfunction and silicongermanium alloys are investigated via advanced 2D-TCAD simulations. The main expected drawback when moving to Ge compounds is the reduced potential well to accumulate holes as observed in other reduced band-gap semiconductors [7] . This issue is however not critical as long as the Ge concentration is not excessively high since the band-gap difference is less than 0.2 eV at 50% Ge [11] .
II. Z 2 -FET BASICS AS CAPACITOR-LESS DRAM CELL
The Z 2 -FET is a band-modulated diode able to present two well-differentiated conductivity regions [12] , [13] . Under low gates biasing and/or high anode voltage the device exhibits the typical p-i-n diode behavior (Fig. 1a) . However, with a sufficiently high front-gate (positive) and back-gate (negative) biasing, an additional gate-induced virtual p-n junction (Fig. 1b) blocks the carrier normal diffusion from anode and cathode. The current is then very low until the anode voltage exceeds a given value, known as ON voltage (V ON ). FIGURE 1. Simplified SOI Z 2 -FET cell structure a) without and b) with gate-induced virtual doping regions. The intrinsic region changes to an additional p-n junction (induced by the back-/front-gate, respectively). The substrate below the BOX insulator layer is not illustrated. Once V ON is overcome, the current abruptly changes from one regime to the other enabling ultra steep switching slopes (Fig. 2) . Since V ON is sensitive to the stored charge under the front-gate (thanks to the floating body effect, FBE [14] ) that screens the top-gate induced barrier, it is possible to operate the Z 2 -FET as dynamic memory cell thanks to the body charge transient modulation [12] : the logic '0'-state is defined while in the low-conductivity region (V A < V ON ) and the logic '1'-state once the device has switched on (V A > V ON ).
III. Z 2 -FET STRUCTURE AND SIMULATION SETUP
The Z 2 -FET cell consists of a double-gate FD (fully depleted) SOI p-i-n diode. The whole active semiconductor layer, including side terminals, is made of SiGe where different mole fractions are considered. While the bottom gate lies below the SOI and BOX layers, the top gate partially masks the intrinsic semiconductor section allowing to define two characteristic lengths: the top gated length, L G , and the intrinsic (ungated) distance, L In . The ultra-thin semiconductor thickness is typically t S 7 nm whereas a 15 nm epitaxy along the ungated and anode/cathode (A/K) regions leads to 22 nm thick active layer. Below, a buried SiO 2 insulator layer, with t BOX 25 nm, is present. The side electrodes, anode and cathode (A/K), are highly doped (N A ≈ N K > 10 21 cm −3 p/n-type, respectively). The intrinsic zone is residually p-type doped with N SOI = 10 16 cm −3 . The substrate ground-plane (not shown in the simplified structure depicted in Fig. 1) , N Sub ≈ 10 18 cm −3 , acts as backgate (BG) terminal effectively ending the electric field lines. Finally, the front-gate (FG) stack is formed by a 3 nm high-k multi-layer structure, SiO 2 /HfO 2 , capped with TiN ( 4.7 eV workfunction).
Regarding the simulation setup [15] , Poisson's, charge continuity and density gradient (to implement the spatial quantization in the ultra-thin semiconductor film [16] , [17] ) equations are considered for electrons and holes. Other included models and parameters are SRH (Shockley-ReadHall) recombination/generation, band-to-band tunneling [18] and several mobility models (doping dependence, high field velocity saturation, transverse electric field with remoteCoulomb scattering, and thin-layer). Additional details about the Z 2 -FET basics and simulation features can be found in [12] , [13] .
With the aim of validating the simulation data, DC I A (V A ) switching characteristics were experimentally characterized from moderately wide silicon Z 2 -FETs. These DC results were used to later fit a 2D simulation deck as in [12] , [19] . The carrier lifetime (τ n = 2.5 · 10 −8 s and τ p = 10 −8 s) and series resistance (R A/K = 400 ·µm) were used to match the data. Figure 2 illustrates, on the one hand, the characteristic Z 2 -FET sharp current onset at V A = V ON and, on the other hand, the curve fitting with the experimental results demonstrating an exceptional agreement.
IV. RESULTS

A. STATIC DC CHARACTERISTICS
Since the memory biasing conditions are closely related to the static V ON , this metric is used to monitor and study possible scenarios for ultra-low operating voltages. Figure 3 illustrates the ON voltage dependence with several parameters in SiGe cells. Fig. 3a shows that employing a 50% Ge in the Z 2 -FET automatically reduces V ON over 300 mV (from 0.845 to 0.515 mV) enabling reduced V A operation. The lower Ge energy band-gap reduces the anode-body energy barrier (Fig. 3b) . Decreasing V FG too much prevents the possibility of obtaining the low-current '0'-state, Fig. 3c . On the other hand, for this particular cell (dimension and architecture) the back-gate voltage does not strongly impacts the V ON due to the limited ground-plane electrostatic control, hence it can be left grounded as long as the steep switch still occurs, Fig. 3d . Finally, the p-type body doping also affects the ON voltage location due to the energy barrier enhancement along the ungated region: larger body doping require larger anode voltages to induce carriers to overcome the energy barriers and trigger the device (not shown). This parameter might be tuned in order to achieve sharp switching characteristics at given gate biasing conditions. Fortunately, in this case the Z 2 -FET exhibits abrupt switching at grounded back-bias and no doping tuning is required. The interplay between all these parameters potentially provides functional Z 2 -FETs at reduced biasing conditions without sacrificing too much performance. [8] , [9] although faster operation is possible as reported via TCAD simulations [12] . Meanwhile, the transient memory performance (current levels, margin and ratio) is monitored for several SiGe Z 2 -FET cells to validate the low-bias operation. Different anode current readouts are illustrated in Fig. 4b (Fig. 4c) , the silicon cell still shows memory operation but the current levels are strongly reduced significantly hardening the logic state discrimination (Si: I 1 = 0.2 nA/µm and I 0 17 fA/µm; SiGe: I 1 = 10.7 µA/µm and I 0 0.1 nA/µm). The '1'-state, '0'-state and current ratio at V FG = 1 V are depicted in Fig. 4d-f where, depending on the application, the optimum SiGe cell can be targeted. Figure 4d shows that increasing the Ge fraction enhances the current (due to the barrier lowering, Fig. 3b ). At 60% Ge it saturates as observed for the ON voltage in Fig. 3a . The '0'-state current shows that, at high Ge fractions, if V A is also high the '0'-state turns into a '1'-state, hence the current ratio drops to one. The key takeaway is that SiGe compounds are more suitable for low anode biasing memory scenarios.
The following step is to reduce the front-gate voltage below 1V. Given that the gate current is almost negligible, the impact on the power consumption will be marginal but it is required to operate the cell using a single low-voltage supply. Since V FG is still necessary to induce the energy barrier and achieve the '0'-state, the front-gate bias cannot be strongly reduced. Figure 5a down to 4.1 eV, close to the silicon conduction band. These workfunction values can be tuned through Ti and Ni compounds (see for example [20] ). The transient memory operations at FG = 4.3 eV for Si and Si 0.4 Ge 0.6 are shown in Fig. 5c . By reducing the top-gate workfunction, the required V FG is relaxed and the memory operation in SiGe compounds is possible with reasonable states current levels (Si: I 1 = 0.2 nA/µm and I 0 51 fA/µm; SiGe: I 1 = 10.6 µA/µm and I 0 8.4 pA/µm). It is worth noting that, in contrast with n-MOSFETs where the off-state current is severely degraded when decreasing the workfunction, Z 2 -FETs are not affected thanks to the steep subthreshold slope. The top-gate workfunction impact on the current levels and ratio are illustrated in Fig. 5d-f at V A = V FG = 0.7 V. Since the impact of the front-gate bias is screened when the carrier density is high underneath the gate insulator (corresponding to the '1'-state) only the '0'-state is modulated with FG . A top-gate workfunction of 4.3 eV and 40-60% Ge seems to optimize the current ratio with reasonable I 1 , Fig. 5d ,f. The optimum Ge concentration and biasing conditions will depend on the targeted application. Limiting the gate workfunction is therefore an effective and simple method to reduce the front-gate voltage in Z 2 -FET devices.
C. TEMPERATURE IMPACT
Due to the energy gain, carriers are more easily injected when rising the temperature [21] . This effectively reduces the ON voltage and induces the logic-state swap from the '0'-state to the '1'-state which prevents the memory operation. In order to solve this problem, the V FG can be increased but this goes against the goal of this work. The alternative is then to further reduce FG . Figure 6a shows additional simulations at high temperature (360 K, typical test temperature for memories) demonstrating that FG = 4.3 eV is not enough to maintain the '0'-state (it turns into the '1'-state) and at least FG = 4.1 eV is required to avoid increasing V FG . The current levels and ratio are depicted in Fig. 6b-d . Note that due to the strong diode current dependence on temperature, the logic levels, especially for the '1'-state, have increased significantly (80% for the Si 0.4 Ge 0.6 cell at V FG = V A = 0.7 V). It can also be observed that FG = 4.1 eV is not enough for large anode biasing (V A ≥ 0.8) and high Ge concentration due to the larger anode currents in these cells. Nevertheless, SiGe compounds enable low voltage supplies even at elevated temperatures.
V. ENERGY CONSUMPTION COMPARISON
The cell energy consumption is now analyzed. The static consumption is essentially zero due to the grounded anode terminal and negligible anode and gate currents during holding. On the other hand, the dynamic consumption is extracted, by averaging the writing or reading energy between both logic states with E I · V · t (E: energy; I: each terminal . However, sub-0.5 V operation is challenging due to the reduced driven anode current: although moving to alternative materials, featuring lower band-gap, seems feasible, the CMOS fabrication flow integration would not be possible preventing its interest. Thanks to the pulsed memory operation and the reduced biasing-conditions, no drastic selfheating effect is expected to arise in these cells.
VI. CONCLUSION
The logic current levels are limited in silicon Z 2 -FET memory cells when downscaling the anode bias. This issue prevents their application for ultra-low voltage memory cells. The use of silicon-germanium compounds and modified frontgate metal workfunctions enables valid memory operation below 1 V (all terminals comprised) and reasonable current levels for low-power applications even at high temperatures. These single-supply biasing schemes strongly simplify the design and reduce the power consumption. The final energy saving depends on the application requirement and the reading/writing rates. However a minimum saving of 30% and 15% when reading/programming, respectively, is guaranteed at similar anode currents with 0.7 V supply, although the bias can be even further reduced down to 0.6 V. This makes the promising Z 2 -FET 1T-DRAM more suitable (or the sole available option) for low-power IoT devices and embedded systems with respect to other memory alternatives even when typically featuring a larger footprint. Since 2005, he has been the Full Professor of electronics, and since 2008, he has been the Head of the Nanoelectronics and Graphene Research Labs. He has co-authored more than 350 refereed papers in major journal and international conference proceedings, several book chapters, and he is the Co-Holder of several international patents related to multi-body 1T-DRAM.
